For modern systems working with amplitude modulated signals the high linearity power amplifiers is required. One of methods of linearization allows signify decrease the 3rd order intermediation products is Cartesian feedback. The offset voltages, which arises when integrated system on chip worked, disturbed work of mixers, at result efficient of linearization is decreased. In the article the specialized operational amplifier with four inputs is described, it use as error amplifier, in Cartesian systems for decreasing of output offset voltage. Amplifier was design in process 180 nm CMOS, has unity gain frequency is 10 MHz, gain is 105 dB. Input voltage noise at frequency 10 kHz is 8.5nV√Hz. Consumption current is 4.5 mA.
I. INTRODUCTION
Modern types of modulation, one of the modulating parameters of which is the amplitude, in addition to complex spectrum, often have large peak factor. This leads to the necessary of linear power amplifiers creating, since when receiving distorted signal, large number of errors occur, and also it can occur superposition of channels due to emerging third-order intermediation components that are difficult to filter.
Using of Cartesian feedback makes it possible to suppress the intermediation components by 20 ... 30 dB [1] , which will reduce the probability of receiving errors, as well as increase the power amplifier efficiency when operating in location of saturation region while maintaining required level of intermediation components.
The efficiency of linearization of cartesian feedback is influenced by many factors, one of which is the correct operation of the mixers included in the system. The integrated linearization system, as a rule, has direct connection of all blocks by DC, which inevitably leads to the appearance of offset voltage, which, with certain combinations of technological spread options, can be amplified by cascading differential amplifiers necessary for signal processing.
The occurrence of static offset leads to fixed phase error at the mixer output, and also reduces the dynamic range of the mixer in proportion to the offset. Since the dynamic range of the mixers in the loop largely determines the linearization efficiency of the entire system, the occurrence of offset worsens the resulting linearity of the amplified signal. Slowly changing offset also leads to phase errors and narrowing of the dynamic range of the mixers, but, in addition, can significantly reduce the feedback stability, since for large values of loop gain; the region of stable operation of the system is up to 1-2 tens of degrees [2] .
Thus, reducing the offset voltage level at the input of the mixers is an important task to ensure stable and efficient operation of the cartesian linearization system.
II. PROBLEM STATMENT
There are implementations of error amplifier witch built using operational amplifiers having four inputs. Such amplifiers have two inverting and two non-inverting inputs, which allows using four feedback loops. Using separate feedbacks allows you to combine the subtracted signals with the implementation of different feedback depths, which allows taking into account the previous blocks gain to reduce the offset voltage at the error amplifier output.
It should be noted that in addition to the possibility of obtaining lower offset voltage at the output, using operational amplifiers having four inputs makes it possible to obtain a better isolation between the outputs of the previous blocks at a higher speed. The fact is that, using the classic error amplifier XIII International scientific and technical conference "Dynamics of Systems, Mechanisms and Machines" (Dynamics) 5-7 November 2019, Omsk, Russia circuit with resistor substractor and a conventional differential amplifier, low resistance resistors are required to obtain high performance. Integrated resistors with high resistance have a large parasitic capacitance to substrate, which, together with the gates of field-effect transistors, forms parasitic low-pass filters, which significantly reduces the speed and stability of the amplifier at high frequencies.
Thus, for building the effective high-speed cartesian feedback, high-speed amplifier having four inputs with high gain and minimum input capacities is required.
III. THEORY
The implementation of operational amplifiers with using MOS transistors [3, 4] is quite common. This circuit has the properties that make it possible to implement the error amplifier with minimum output offset. The speed of such circuits is limited by gate capacitance of input MOS transistors, while ensuring sufficient isolation.
It should be noted that to improve isolation, while maintaining speed, the amplifier with low resistor impedance and buffer amplifiers of subtracted signals can be used, but for integrated low-power systems, these solutions are not optimal, since buffer amplifier which operated with low-impedance load will have significant consumption and large area .
The most optimal implementation of operational amplifier is two-stage circuit, since in such circuits speed and stability will be of great importance; in addition, complicate corrective circuits are not required, as in multi-stage circuits. Thus, the gain is largely determined by the input stage.
The gain of the differential pair at MOS transistors is determined by the expression:
where R D is load impedance, g m is MOS transistor slope, which defined as:
Typical values of the MOS transistor slope are 0.1 ... 10 mA/V, therefore, to obtain the higher gain, the large load resistance is required. High load resistance is obtained by using active load, the resistance from the drain side will be:
where V GS is gate-source voltage, V TH is threshold voltage, λ is channel modulation parameter, which equal:
where q is electron charge, N A is number of electrons, ε si is electric field strength.
When the input transistors drains of the inverting or noninverting shoulder is conjunction, in addition to the current source, which is the load, the second transistor channel resistance is switched on in parallel, which will lead to cascade gain decreasing.
The gain reduction can be compensated by two ways: by increasing the transistor slope or by decreasing the drain current. The transistor slope can be increased by changing of the transistor geometrical parameters, in order to increase the parameter W / L. In the vast majority of circuits, in order to minimize the input capacitance, the minimum realizable input transistors length will be applied for the current technological process, so the slope can be increased by increasing the channel width. Increasing the channel area will lead to increasing of input capacity, which will reduce speed. Decreasing the current in order to increase the internal resistance will also lead to decreasing of the slope and speed.
Thus, using of MOS transistors in the input stage imposes limitation on the speed and realized gain of the cascade.
Most CMOS libraries included so-called parasitic bipolar transistors with current gain of β = 10 ... 20. The using of single transistors as active elements will not allow realizing high gain stage.
Given the need to obtain a large dynamic range of elements of the cartesian system, in the integrated design it is advisable to use high voltage power supply and active elements.
For the used 180nm process , the high voltage is 3.3 V, which is enough to include the parasitic bipolar transistors to the Darlington circuit, as a result, the current gain of the composite transistor will be 100 ... 400. The specified current gain allows to implement amplifier stage having high gain values.
The slope of bipolar junction transistor was definite as:
where I C is collector current, u T is thermal voltage 25.5 mV.
As a result, at collector currents proportionate with the drain currents of MOS transistors, the slope will be 4 ... 100 mA/V, this allows to work with low-impedance loads, while obtaining high gain values.
The resistance from the collector side of the composite bipolar transistor will be:
where U Y is Earley voltage.
For the used process, the Earley voltage is 25.4 V, and β = 22, as result, the internal resistance of the composite transistor will be 24.29 kOhm. Thus, when using of relatively low resistance load for differential pairs, the internal resistance will have minimal effect on each other, and therefore at the gain.
At the same time, providing high slope, given that the input Darlington transistor is optimally designed to have smaller XIII International scientific and technical conference "Dynamics of Systems, Mechanisms and Machines" (Dynamics) 5-7 November 2019, Omsk, Russia area, composite bipolar transistors make it possible to obtain significantly lower input capacitance in comparison with MOS transistors, therefore, provide greater speed when working with high-impedance resistive feedback.
In addition, the use of bipolar transistors will improve the noise properties of the amplifier. The noise figure of bipolar transistor, for the case of choosing the optimal operating point for the middle frequencies will be [5] :
It should be noted that at low frequencies 1/f noise predominates, while the signal spectrum, when operating as part of cartesian feedback, almost does not contain components falling into this frequency range. Similarly, the signal spectrum of the error amplifier does not contain components that exceed the value of fT / β, since the threshold frequencies of integrated bipolar transistors are quite large. Thus, to assess the noise properties of the device, it is advisable to use the description of the mid-frequency region.
For MOS transistors, the noise figure in the middle frequency region will be determined by the expression:
where R G is gate pin resistance.
As can be seen from the expressions, the noise properties of MOS transistors, in addition to the resistance of the signal source, strongly depend on the transistor slope at the set operating point. Since the slope of MOS transistors has little value, the noise properties of these devices will be worse than the noise properties of bipolar transistors.
Increasing the drain current to reduce noise is ineffective due to the dependence of the slope as the root of the current, in addition, in the low-frequency region, the 1 / f noise level of MOS transistors is much higher than that of bipolar transistors.
Thus, the optimal implementation of the operational amplifier with four inputs for operation in cartesian feedback is using of composite input transistors, which will allow for higher gain with minimum input capacitance when working with high-impedance resistive feedback.
IV. DESCRIBING OF DESIGNED OPERATIONAL AMPLIFIER WITH FOUR INPUTS
To design the operational amplifier circuit, it is necessary to obtain the exact value of the current gain of the composite transistor, consisted of the parasitic structures available in the used technology. In fig. 1 the empirical dependence of the composite transistor current gain of the collector current is shown. As can be seen from the empirical dependence, the current gain in the range of 1 ... 8 mA is more than 480, which allows to conclude that composite transistors can be used to create the operational amplifier.
In Fig 2. the schematic of designed operational amplifier is shown. The operational amplifier is made according to the folded cascode circuit, which allows increasing the gain, and also increasing the signal amplitude at the second stage input, which has good effect on the slew rate of the entire amplifier as a whole [5] .
Input stages are made as differential pairs formed by complicated transistors VT7-VT8, VT11-VT12, VT13-VT14 and VT15-VT16. The current through the differential pairs is set by means of cascode current sources VT9-VT10 and VT15-VT16. Using of cascode current sources makes it possible to reduce the common-mode amplification of differential pairs, in addition, increasing the internal resistance of the current source, that increases temperature stability.
The folded cascode current sources are implemented by resistors R6 and R7. The main criterion for choosing the type of current source was to ensure the lowest level of the amplifier noise. In most op-amp implementations, the largest contribution to noise is made by the MOS transistors of the input differential pairs, but in the developed amplifier, the input pairs are made using parasitic bipolar transistors, as a result, the noise contribution of the first stage was significantly reduced. The next elements with high level of intrinsic noise are current sources at MOS transistors. Using of resistors eliminated current sources with a high noise level. In addition, the resistors impedance is small in comparison with the internal resistance of differential pairs, which allows, taking into account the high slope, to provide sufficient gain, but at the same time reduce the influence of bipolar transistors shoulders on each other.
Cascode load current sources are also, in order to reduce noise levels, implemented on VT23-VT28 and VT29-VT30 composite bipolar transistors, which are simultaneously controllers for common-mode feedback. Composite transistors are also used in the common-mode feedback load to ensure the identical properties of current mirrors that scale the current into the load of the folded cascode.
The output stages built at VT36-VT39 MOS transistors operate in mode A. Using of push-pull cascade allows to obtain the amplitude of the rail-to-rail output signal, in addition, pushpull cascades, with optimal matching, allow to obtain the same fall and rise rates of the output signal. Current sources and voltage reference have dependencies that allow you to stabilize the amplifier parameters when changing temperature.
In Fig. 3 . the layout of designed operation amplifier is shown.
Since the signals with which amplifier works as part of cartesian feedback are not included in the frequency range of microwave signals, the layout was developed at the greatest attention to minimizing connecting tracks, as well as minimizing the occupied area. The layout of the amplifier has dimensions of 560x412 microns.
Input bipolar transistors are located on the left-hand side, bipolar transistors of cascode loads current sources and common-mode feedback loads are located in the middle part.
MOS current sources for differential pairs and common-mode feedback are located above and below them. To the right-hand are output stages and transistors that specify the output current. In the lower right corner are differential pairs of commonmode feedback; in the lower left corner are Miller correction capacitors of the output stage of the amplifier. This implementation allowed reducing the length of the most critical compounds, and, therefore, reducing their parasitic capacitance and resistance.
V. SIMULATION RESULTS
In addition to standard simulation of the developed amplifier, it is necessary to carry out modeling taking into account parasitic parameters extracted from the developed layout. As shown by the results of comparing the circuit with and without parasitic parameters, given in [6] , the frequency properties, as well as the slew rate of the described block, have a significant difference. Taking into account the operation of the feedback amplifier, it is necessary to simulate the frequency properties taking into account parasitic parameters, since the resulting parasitic capacitances can lead to decreasing of the phase margin and, therefore, lead to self-excitation of the amplifier.
In fig. 4 . the results of developed amplifiers frequency analysis are shown, the solid line indicates the results without taking into account parasitic parameters, the dashed line taking into account.
As can be seen from the analysis results, the unity gain frequency of the developed circuit is 41.2 MHz; when parasitic parameters are taken into account, the unity gain frequency decreases to 10 MHz. In this case, the phase margin increased from 85 to 90 degrees, the indicated phase margin allows us to conclude that in addition to the load capacitance, the capacitance of parasitic negative feedbacks, which had a corrective effect on the phase response, increased. DC gain is decreased from 110 to 105 dB In Fig. 5 . the results of noise analysis is shown. The input noise at frequencies of 1 and 10 kHz is 4.5 and 4 nV/√Hz, respectively, for the schematic without parasitic parameters, when parameters are taken into account, the noise voltage increased to values of 8 and 8.3 nV/√ Hz, respectively, which is explained by gain decreasing gain of the block when simulating taking into account the extracted parasitic parameters.
When the amplifier is operating in cartesian feedback, as error amplifier, determining the common-mode signals attenuation at the conjugated shoulders is important parameter. The increased parasitic capacitance can lead to asymmetric effect on the shoulders of differential cascades, which can lead to the appearance of some amplification not only of the error signal, but also of the total signal. In Fig. 6 . the dependence common-mode gain of frequency is shown.
For the designed schematic, the attenuation was -125 dB, during the extraction of parasitic parameters, the attenuation was -96 dB, for the required frequency range. The minimum attenuation was -57 dB at 52 MHz.
In Fig. 7 . the dependence THD of the output signal amplitude is shown during the operation of the amplifier with feedback, which sets the error signal gain 50 times at frequency of 10 kHz. For amplitudes in the range 0.2 ... 1.3 V, the coefficient of nonlinear distortion does not exceed 0.05%, for small signals the THD is 0.3%. Increasing of the amplitude more than 1.5 V leads to significant THD increasing, which is caused by the output transistors coming out of the active region due to the small residual drain-source voltage.
The consumption current of the amplifier is 4.5 mA. Extraction of parasitic parameters showed the occurrence of self offset voltage of no more than 1.5 mV without feedback.
VI. THE DISSCUSION OF RESULTS
For simplicity of comparison, the main parameters values of the developed amplifier with and without parasitic parameters are summarized in Table 1 .
As the analysis result of the developed operational amplifier taking into account the extracted parasitic parameters complete circuit shown, the main parameters satisfy the requirements for operation as cartesian feedback linearizing the amplifier for working with a 10 kHz signal spectrum. The unity gain frequency is 10 MHz, while at the maximum frequency of The phase margin is 90 degrees, which allows us to conclude that there is sufficient stability when working with feedback.
The input noise at the required frequency range does not exceed the value of 8.5 nV/√Hz, and the attenuation is not less than -96 dB, these values fully satisfy the requirements for the error amplifier, in addition, the maximum undistorted amplitude is more than 1V at the supply voltage 3.3V allows to conclude that the developed amplifier will not narrow the dynamic range of the entire system as whole.
VII. CONCLUSION
For power amplifiers linearization designed to work with complicated specter signals, cartesian feedback can be used, which has great efficiency. The efficiency of the linearizing system depends of many factors, in particular of the included blocks dynamic range.
The dynamic range of the mixers significantly limits the offset voltage of the differential signals, since in the integrated design all units have DC connections.
Decreasing of the offset voltage can be achieved by using error amplifiers built using operational amplifiers with four inputs, which, in addition to reducing the offset, by tuning up separate feedback loops in accordance with the gain of the previous blocks, reduces their mutual influence without the use of additional buffer amplifiers.
Four-input MOS transistors based error amplifiers are widespread. Such technical solutions have several disadvantages, including small realized gain, which is caused by the low slope of the MOS transistors and their shunting of each other, the large input capacitance, and also a significant level of intrinsic noise.
To solve this problem, composite Darlington structures based on parasitic bipolar transistors, which have current gain of more than 400, were used.
As result, the specialized operational amplifier was designed, with input differential pairs built with using the bipolar transistors, as well as resistive current sources of folded cascode, which made it possible to reduce the input noise.
The designed amplifier has unity gain frequency of 10 MHz, DC gain is 105 dB, phase margin of 90 degrees, noise at frequency of 10 kHz no more than 8.5 nV / √Hz with a consumption current of 4.5 mA, which meets the requirements for an error amplifier operating in cartesian power amplifiers linearization system for signals with spectrum of 10 kHz
